SVUnit

svunit-tagSVUnit is an open-source test framework for ASIC and FPGA developers writing Verilog/SystemVerilog code. SVUnit is automated, fast, lightweight and easy to use making it the only SystemVerilog test framework in existence suited to both design and verification engineers that aspire to high quality code and low bug rates.

SVUnit For Verification Engineers

Verification engineers can use SVUnit to verify testbench components in isolation prior to being used in subsystem or chip/product level testbenches. Because SVUnit imposes very few restrictions on developers, it can be used to develop components for simple Verilog-based testbenches used for directed testing, complex SystemVerilog-based constrained-random testbenches and everything in between. SVUnit also supports development of UVM-based verification testbenches and IP.

SVUnit For Design Engineers

Both verification engineers and the EDA industry as a whole have failed to provide a designer-friendly option for testing RTL. SVUnit changes everything by giving design engineers a practical framework that is easy of use; it does what they need it to do without the unnecessary overhead and baggage of other industry test frameworks. SVUnit gives design engineers a platform for exhaustive stand-alone testing and/or unit testing critical logic prior to release to the verification team, all while avoiding a lot of the overhead required to maintain an ad-hoc testbench. The result is higher quality RTL and an overall decrease in time lost to debug.

Full Documentation and Support

Developers can refer to the SVUnit User Guide to get the most out of SVUnit. Support questions and issues can be filed in the ticket tracker or sent by email to neil.johnson@agilesoc.com.

Shift Right with SVUnit

get-startedSVUnit is a highly productive alternative to complex verification methodologies for both design and verification engineers that take pride in delivering high quality, bug-free code. SVUnit has a user base that’s been growing steadily for over 3 years. With support for industry leading simulators including Incisive, Questa, Riviera-PRO and VCS, portability is built-in. A solid code base – unit tested from day 1 – and a long user track record makes SVUnit a low risk, high reward upgrade for any hardware team.

Getting Started with SVUnit

It’s easy to download and use SVUnit. Check out the Getting Started page for more details.

 

Share/Bookmark

7 Responses to SVUnit

  1. Pingback: Why I Like UVM Express | AgileSoC

  2. Pingback: Functional Verification Doesn’t Have To Be A Sideshow | AgileSoC

  3. Pingback: Unit Testing And TDD: Too Different To Compare | AgileSoC

  4. Pingback: TDD Applied To Testbench Development | AgileSoC

  5. Pingback: SVUnit And The Moment Of Truth | AgileSoC

  6. Pingback: SVUnit 101 For Designers | AgileSoC

  7. This is great work, Neil! By being a simple stand-alone tool SVUnit imposes few other dependencies on the engineers using it. That doesn’t sound like a big deal but it really is. I see it as being like the dependency management work any good software architect does, only this benefit is in the area of technical tool management.

Leave a Reply

Your email address will not be published. Required fields are marked *