-
-
Recent Posts
-
Recent Comments
- nosnhojn on MiniTB: Finally… a Testbench Framework for Designers
- Michael Thompson on MiniTB: Finally… a Testbench Framework for Designers
- nosnhojn on UVM Report Mock Update
- Bryan on UVM Report Mock Update
- nosnhojn on MiniTB: Finally… a Testbench Framework for Designers
-
Catagories
Tags
Agile2011 agile@intel AgileSoC Cadence CDNLive collaboration constrained random DAC delivery DVCon EDA EDA360 Emacs embedded software emulation ESL Featured formal verification fun functionality functional verification guest blog incremental development iterative development Kanban linkedin Mentor Mentor Graphics org-mode pair programming Pomodoro project planning survey Requirements retrospectives SNUG svunit TDD TDD month teamwork usability User2User UVM UVM-UTest UVM Express Verification Horizons-
Tag Archives: Mentor Graphics
How Do Verification Engineers Waste 2 Hours, 52 Minutes, 48 Seconds a Day?
If you need a good way to waste 36% or your day, debugging code is your best bet! That’s what I figured Thursday while listening to Harry Foster’s analysis of the 2012 Wilson Research Group Functional Verification Survey commissioned by Mentor Graphics. … Continue reading
UVM Express: So Close Yet…
I think it’s been about 9 months since Mentor Graphics announced UVM Express. While I hope people are seeing value in the idea of UVM Express, I haven’t heard much about it since it was announced which makes me wonder … Continue reading
More AgileSoC? Are You Kidding Me?
AgileSoC.com is an idea that Bryan Morris and I started about 2 years ago after a few long conversations at SNUG San Jose in 2009. Bryan had been interested in agile software development for a while, I was completely new to … Continue reading
Posted in AgileSoC
Tagged AgileSoC, Cadence, Mentor Graphics, SNUG, Verification Horizons
Leave a comment