-
-
Recent Posts
-
Recent Comments
- nosnhojn on UVM Report Mock Update
- nosnhojn on Verifying UVM Error Conditions with SVUnit UVM Report Mock
- T.J. on Property-Driven Development in Hardware
- Over-Verification: An Intricate Puzzle | ICS Partners on Planning to Fail in Hardware Development
- Over-Verification: An Intricate Puzzle | ICS Partners on Guest Blog: Variance in Project Plans from Start to Finish
-
Catagories
Tags
Agile2011 agile@intel AgileSoC Cadence CDNLive collaboration constrained random DAC delivery DVCon EDA EDA360 Emacs embedded software emulation ESL Featured formal verification fun functionality functional verification guest blog incremental development iterative development Kanban linkedin Mentor Mentor Graphics org-mode pair programming Pomodoro project planning survey Requirements retrospectives SNUG svunit TDD TDD month teamwork usability User2User UVM UVM Express Verification Horizons-
Tag Archives: EDA
The New ‘A’ in EDA
I’m sure the suspense is killing you so I’ll just come out with it. EDA now stands for ‘Electronic Design Agility’. ‘Electronic Design Automation’ is gone forever. That’s official. There’s no going back. Here’s why… The huge number of variables, unknowns … Continue reading