-
-
Recent Posts
-
Recent Comments
- nosnhojn on MiniTB: Finally… a Testbench Framework for Designers
- Michael Thompson on MiniTB: Finally… a Testbench Framework for Designers
- nosnhojn on UVM Report Mock Update
- Bryan on UVM Report Mock Update
- nosnhojn on MiniTB: Finally… a Testbench Framework for Designers
-
Catagories
Tags
Agile2011 agile@intel AgileSoC Cadence CDNLive collaboration constrained random DAC delivery DVCon EDA EDA360 Emacs embedded software emulation ESL Featured formal verification fun functionality functional verification guest blog incremental development iterative development Kanban linkedin Mentor Mentor Graphics org-mode pair programming Pomodoro project planning survey Requirements retrospectives SNUG svunit TDD TDD month teamwork usability User2User UVM UVM-UTest UVM Express Verification Horizons-
Tag Archives: Cadence
You Can’t Automate Holistic Verification
For anyone stuck watching #48DAC via twitter (like I was) and presumably to those who were there in person, it was easy to feel that Cadence remains dedicated to the EDA360 vision it released over a year ago. EDA360 has … Continue reading
More AgileSoC? Are You Kidding Me?
AgileSoC.com is an idea that Bryan Morris and I started about 2 years ago after a few long conversations at SNUG San Jose in 2009. Bryan had been interested in agile software development for a while, I was completely new to … Continue reading
Posted in AgileSoC
Tagged AgileSoC, Cadence, Mentor Graphics, SNUG, Verification Horizons
Leave a comment