-
-
Recent Posts
-
Recent Comments
- nosnhojn on MiniTB: Finally… a Testbench Framework for Designers
- Michael Thompson on MiniTB: Finally… a Testbench Framework for Designers
- nosnhojn on UVM Report Mock Update
- Bryan on UVM Report Mock Update
- nosnhojn on MiniTB: Finally… a Testbench Framework for Designers
-
Catagories
Tags
Agile2011 agile@intel AgileSoC Cadence CDNLive collaboration constrained random DAC delivery DVCon EDA EDA360 Emacs embedded software emulation ESL Featured formal verification fun functionality functional verification guest blog incremental development iterative development Kanban linkedin Mentor Mentor Graphics MiniTB org-mode pair programming Pomodoro project planning survey Requirements retrospectives SNUG svunit TDD TDD month teamwork usability User2User UVM UVM Express Verification Horizons-
Category Archives: Tools
Test Driven Development: Introducing the SVUnit Framework
Up until now, we’d been discussing the justification of using TDD in an ASIC development flow. Hopefully, we’ve convinced you to try it. In this post we’ll introduce a TDD framework that has been developed for SystemVerilog to help you use this … Continue reading
Emacs, org-mode, Kanban, Pomodoro… Oh my…
This post is slightly off-topic of our usual AgileSoC theme; instead it is aimed at you Emacs folks who use org-mode and have been asking yourself “How can I combine Kanban and org-mode?” Here’s how I did it. It’s not rocket … Continue reading