(Wasted) Effort Spent In Verification Rerun

I ran across this graphic in some old material I was going through today. Thought it was worth a reminder. 2 hrs 33min and 36sec everyday is a lot of time, no?




About nosnhojn

I've been working in ASIC and FPGA development for more than 13 years at various IP and product development companies and now as a consultant with XtremeEDA Corp. In 2008 I took an interest in agile software development. I've found a massive amount of material out there related to agile development, all of it is interesting and most of it is applicable to hardware development in one form or another. So I'm here to find what agile concepts will work for hardware development and to help other developers use them successfully. I've been fortunate to have the chance to speak about agile hardware development at various conferences like Agile2011, Agile2012, Intel Lean/Agile Conference 2013 and SNUG. I also do lunch-n-learn talks for small groups and enjoy talking to anyone with an agile hardware story to tell! You can find me at neil.johnson@agilesoc.com.
This entry was posted in TDD. Bookmark the permalink.

One Response to (Wasted) Effort Spent In Verification Rerun

  1. nosnhojn says:

    Q. What can we do to cut down the amount of time spent debugging code?

Leave a Reply

Your email address will not be published. Required fields are marked *